

M24D16161DA

Revision History :

Revision 1.0 (Jul. 6, 2007) - Original

PSRAM

Features

- Wide voltage range: 1.7V–1.95V
- Access Time: 70 ns
- · Ultra-low active power
- Typical active current: 3 mA @ f = 1 MHz
- Typical active current: 18 mA @ f = fmax
- · Ultra low standby power
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- Available in 48-ball BGA package
- Operating Temperature: -40°C to +85°C

Functional Description[1]

The M24D16161DA is a high-performance CMOS Pseudo Static RAM organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal portable applications such as cellular telephones. The device can be put into standby mode when deselected ($\overline{CE1}$ HIGH or CE2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when : deselected ($\overline{CE1}$ HIGH or

Logic Block Diagram

16-Mbit (1M x 16)

Pseudo Static RAM

CE2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation ($\overline{OE1}$ LOW and CE2 HIGH and \overline{WE} LOW).


To write to the device, take Chip Enable ($\overline{CE1}$ LOW and CE2HIGH) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable(\overline{BLE}) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A0through A₁₉). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₉).

To read from the device, take Chip Enables (TE1 LOW and

CE2 HIGH) and Output Enable (OE) LOW while forcing the

Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address

pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅.Refer to the truth table for a complete description of read and write modes.




Elite Semiconductor Memory Technology Inc.

Pin Configuration[2, 3]

48-ball VFBGA

Top View



Product Portfolio[4]

							Power D	Dissipatio	n	
Product	V _{CC} Range (V) Speed(ns)		Speed(ns)	Operating I _{CC} (mA)				Standby L (uA)		
			f = 1MHz f = fn		nax	Standby I _{SB2} (µA)				
	Min.	Typ.[4]	Max	70	.Typ.[4]	Max.	.Typ.[4]	Max	.Typ. [4]	Max
M24D16161DA	70		70	3	5	18	20	55	70	

Power-up Characteristics

The initialization sequence is shown in the figure below. Chip Select should be $\overline{OE1}$ HIGH or CE2 LOW for at least 200 µs after V_{CC} has reached a stable value. No access must be attempted during this period of 200 µs.

	Stable Power				
	V _{CC} First Access				
Parameter	Description	Min.	Max.	Unit	
T _{PU}	Chip Enable Low After Stable V _{CC}	200		μs	

Notes:

2.Ball H6 and E3 can be used to upgrade to a 32-Mbit and a 64-Mbit density, respectively.

3.NC "no connect"-not connected internally to the die.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC (typ)}$ and $T_A = 25^{\circ}C$. Tested initially and after design changes that may affect the parameters.



Maximum Ratings

maximani i tatingo
(Above which the useful life may be impaired. For user
guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied–55°C to +125°C
Supply Voltage to Ground Potential.–0.2V to V _{CCMAX} + 0.3V
DC Voltage Applied to Outputs
in High Z State[5, 6, 7]–0.2V to V _{CCMAX} + 0.3V
DC Input Voltage[5, 6, 7]–0.2V to V _{CCMAX} + 0.3V
Output Current into Outputs (LOW)

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current>	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{cc}
Industrial	−40°C to +85°C	1.7V to 1.95V

DC Electrical Characteristics (Over the Operating Range) [5, 6, 7]

Parameter	Description	Test Condi			Unit		
Faranieter	Description	iest condi	10113	Min.	Typ.[4] Max.		Onic
V _{CC}	Supply Voltage			1.7	1.8	1.95	V
V _{OH}	Output HIGH Voltage	I _{OH} = −0.1 mA V _{CC} = 1.7V to 1.95V		V _{CC} -0.2			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA, V _{CC} = 1.7V to 1.95V				0.2	V
VIH	Input HIGH Voltage	V _{CC} = 1.7V to 1.95V		0.8* V _{CC}		V _{CC} +0.3V	V
VIL	Input LOW Voltage	V _{CC} = 1.7V to 1.95V		-0.2		0.2* V _{CC}	V
I _{IX}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	-1		+1	μA	
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$		-1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	V _{CC} = V _{CCmax} I _{OUT} = 0mA CMOS levels		18	25	mA
		f = 1 MHz			3	5	mA
I _{SB1}	Automatic CE Power-Down Current —CMOS Inputs	$\label{eq:central_constraint} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V, \ CE2 \leq 0.2V, \ V_{IN} > V_{CC} \\ - 0.2V, \ V_{IN} < 0.2V, \ f = f_{MAX} \ (Address \ and \\ Data \ Only), \ f = 0 (\ \overline{OE} \ , \ \overline{WE} \ , \\ \overline{BHE} \ and \ \overline{BLE} \), \ V_{CC} = 3.60V \end{split}$			55	70	μΑ
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$\overline{CE1} \ge V_{CC} - 0.2V, CE2$ $V_{CC} - 0.2V \text{ or } V_{IN} \le 0$ $V_{CCMAX},$		55	70	μA	

Capacitance[8]

Parameter	Description	Test Conditions	Max.	Unit
CIN	Input Capacitance	T _A = 25°C, f = 1 MHz,	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance[8]

Parameter	Description	Test Conditions	VFBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	56	°C/W
θıc	Thermal Resistance (Junction to Case)	and procedures for measuring thermal impedence, per EIA/JESD51.	11	°C/W


Notes:

5. $V_{IL(MIN)}$ = -0.5V for pulse durations less than 20 ns. 6. $V_{IH(Max)}$ = V_{CC} + 0.5V for pulse durations less than 20 ns.

7. Overshoot and undershoot specifications are characterized and are not 100% tested.

8. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Parameters	1.8V V _{cc}	Unit
R1	14000	Ω
R2	14000	Ω
RTH	7000	Ω
V _{TH}	1.90	V

Switching Characteristics Over the Operating Range[9, 10, 11, 15, 14]

Deremeter	Description	-7	l Init	
Parameter	Description	Min.	Max.	Unit
Read Cycle				
t _{RC} [13]	Read Cycle Time	70	40000	ns
t _{CD}	Chip Deselect Time $\overline{CE1}$ =HIGH or CE2=LOW,	15		ns
	BLE / BHE High Pulse Time	10		
t _{AA}	Address to Data Valid		70	ns
t _{OHA}	Data Hold from Address Change	5		ns
t _{ACE}	CE1 LOW to Data Valid		70	ns
t _{DOE}	OE LOW to Data Valid		35	ns
t _{LZOE}	OE LOW to Low Z[10, 11, 12]	5		ns
t _{HZOE}	OE HIGH to High Z[10, 11, 12]		25	ns
t _{LZCE}	CE1 LOW and CE2 HIGH to Low Z[10, 11, 12]	10		ns
t _{HZCE}	CE1 HIGH and CE2 LOW to High Z[10, 11, 12]		25	ns
t _{DBE}	BLE / BHE LOW to Data Valid		70	ns
t _{LZBE}	BLE / BHE LOW to Low Z[10, 11, 12]	5		ns
t _{HZBE}	BLE / BHE HIGH to High Z[10, 11, 12]		25	ns

Notes:

- Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0V to V_{CC}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
- 10. At any given temperature and voltage conditions t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. All low-Z parameters will be measured with a load capacitance of 30 pF (3V).

11. t_{HZOE} , t_{HZCE} , t_{HZEE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

12. High-Z and Low-Z parameters are characterized and are not 100% tested.

- 13 .If invalid address signals shorter than min. t_{RC} are continuously repeated for 40 µs, the device needs a normal read timing (t_{RC}) or needs to enter standby state at least once in every 40 µs.
- 14. In order to achieve 70-ns performance, the read access must be Chip Enable ($\overline{CE1}$ or CE2) controlled. That is, the addresses must be stable prior to Chip Enable going active.

Devenueter	Description	-7	70	Unit
Parameter	Description	Min.	Min. Max.	
Write Cycle[15]				
t _{wc}	Write Cycle Time	70	40000	ns
t _{SCE}	CE1 LOW and CE2 HIGH to Write End	60		ns
t _{AW}	Address Set-Up to Write End	60		ns
t _{CD}	$\begin{array}{c} \text{Chip Deselect Time } \overline{\text{CE}}1 = \text{HIGH or CE2} = \text{LOW}, \\ \hline \end{array}$	15		ns
	BLE/BHE High Pulse Time			
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-Up to Write Start	0		ns
t _{PWE}	WE Pulse Width	50		ns
t _{BW}	BLE / BHE LOW to Write End	60		ns
t _{SD}	Data Set-Up to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z[10, 11, 12]		25	ns
t _{LZWE}	WE HIGH to Low-Z[10, 11, 12]	10		ns

Switching Characteristics Over the Operating Range[9, 10, 11, 15, 14] (continued)


Note:

15. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE1} = V_{IL}$ or $CE2 = V_{IH}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




Switching Wave forms

Read Cycle 1 (Address Transition Controlled)[17, 18]



Read Cycle 2 (OE Controlled)[16, 18,19]




Notes:

16.Whenever $\overline{CE1}$ = HIGH or CE2 = LOW, $\overline{BHE} / \overline{BLE}$ are taken inactive, they must remain inactive for a minimum of 5 ns. 17.Device is continuously selected. \overline{OE} = $\overline{CE1}$ = V_{IL} and CE2 = V_{IH} .

18. $\overline{\text{WE}}$ is HIGH for Read Cycle.

19. \overline{CE} is the Logical AND of \overline{CE} 1 and CE2.

Switching Waveforms (continued)



Notes:


20.Data I/O is high-impedance if $\overline{OE} \ge V_{IH}$.

21. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle 2 (CE1 or CE2 Controlled)[15, 12, 16, 20, 21]




Write Cycle 3 (WE Controlled, OE LOW)[16, 21]



Elite Semiconductor Memory Technology Inc.

Switching Waveforms (continued)

Write Cycle 4 ($\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW)[15, 16, 20, 21]



Truth Table[22]

CE1	CE2	WE	ŌE	BHE	BLE	Inputs/Outputs	Mode	Power
H	X	X	X	X	X	High Z	Deselect/Power-Down	Standby (I _{SB})
Х	L	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); (I/O ₈ –I/O ₁₅) in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); (I/O ₀ –I/O ₇) in High Z	Read	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write (Upper Byte and Lower Byte)	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); (I/O ₈ –I/O ₁₅) in High Z	Write (Lower Byte Only)	Active (I _{CC})
L	Н	L	х	L	Н	Data Out (I/O ₈ –I/O ₁₅); (I/O ₀ –I/O ₇) in High Z	Write (Upper Byte Only)	Active (I _{CC})

Notes: 22.H = Logic HIGH, L = Logic LOW, X = Don't Care.




Ordering Information


Speed (ns)	Ordering Code	Package Type	Operating Range
70	M24D16161DA -70BIG	48-ball Very Fine Pitch BGA (6 x 8 x 1 mm) (Pb-Free)	Industrial


Package Diagrams

48-ball VFBGA (6 x 8 x 1 mm)



TOP VIEW





51-85150-*D

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.